The high degree of parallelism in the simulation of digital VLSI systems can be utilized by a data flow architecture to reduce the enormous simulation times. The existing logic simulation accelerators based on the data flow principle use a static data flow architecture along with a timing wheel mechanism to implement the event driven simulation algorithm. The drawback in this approach is that the timing wheel becomes a bottleneck to high simulation throughput. Other shortcomings of the existing architecture are the high communication overhead in the arbitration and distribution networks, and reduced pipelining due to a static data flow architecture. To overcome these, three major improvements are made to the design of a classical data flow based logic simulation accelerator. These include: 1) A novel and efficient technique for implementing a pseudo-dynamic data flow architecture to increase pipelining.
INTRODUCTION
he parallelism in logic Simulation is irregular in nature (especially in the case of event driven simulation), thus a data flow architecture is a good candidate for the simulation accelerator. In a data flow computer [1] , there is no single control of execution of a program like a program counter in a Von Neumann architecture. Instead, the instructions are enabled when they receive their required data operands. The data flow programs thus implicitly draw out the concurrent operations according to the availability of hardware resources. For logic simulation, the programming on a data flow computer is further simplified when implementing an event driven simulation, since the implementation of event driven simulation already requires a data flow graph to be generated for the circuit under simulation.
Some of the popular commercial logic simulation accelerators based on the data flow architecture include Megalogician [2] from Daisy Systems (now Dazix) and the ZSE [3, 4] Table I using the localized processors within the cells in models B, C, D and E. Figure 3 shows the average simulation times of the six different circuits from 
CONCLUSIONS
Three main improvements were made to a conventional implementation of a data flow based accelerator for logic simulation. These include a novel pseudo-dynamic data flow architecture for improving the pipelining, the implementation of the modified 
